Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Programmable digital receiver architecture for high data rate and multichannel communications applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Luecke, J. ; Interstate Electron. Corp., Anaheim, CA, USA ; Jordan, M.

The architecture for an advanced, molecular, all-digital programmable receiver capable of processing bandwidth-efficient digital modulation schemes at data rates well in excess of 100 Mb/s is described. The receiver is designed around a digital, parallel processing architecture to support high throughput rates while being adaptable to both continuous and burst communication systems. A digital architecture that provides significant processing flexibility through the use of GaAs and CMOS technologies is presented. The programming of all critical receiver functions and attributes is supported through this architecture. The general concept is based on a set of high-speed programmable and reconfigurable building blocks that provide the user complete control of the demodulation, tracking, and data-processing functions

Published in:

Military Communications Conference, 1990. MILCOM '90, Conference Record, A New Era. 1990 IEEE

Date of Conference:

30 Sep-3 Oct 1990