By Topic

Highly parallel architectures and algorithms for speech analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
L. Siegel ; Purdue University, West Lafayette, Indiana

Highly parallel computer architectures and algorithms for speech analysis operations are surveyed. The classes of architectures considered include SIMD, skewed-SIMD, MIMD, and data flow machines, associative processors, and pipelined systolic and wavefront arrays. Parallel algorithms for digital filtering, FFTs, and linear predictive coding are summarized. System requirements are analyzed in terms of number and complexity of processors, memory requirements, and nature and complexity of inter-processor communications.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '84.  (Volume:9 )

Date of Conference:

Mar 1984