By Topic

The architecture of a signal processor developed through simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Carapic, M. ; "Boris Kidric", Belgrade, Yugoslavia ; Jovanovic, Z. ; Mihajlovic, Z.

Host machines of signal processors are closely related to algorithm characteristics, and therefore simultaneous development of architecture and micro-programs could be succesfully done through simulation. In the created simulator, the program modules correspond to hard-ware components, and they are activated only once during a microcycle by using an "Equivalent generalized pipeline stage" model. The architecture is briefly described, with more significance paid to the address generation.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '82.  (Volume:7 )

Date of Conference:

May 1982