By Topic

Fault-tolerance in FFT arrays: time-redundancy approaches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Antola ; Dept. of Electron., Politecnico di Milano, Italy ; R. Negrini ; M. G. Sami ; N. Scarabottolo

Time redundancy is suggested as a viable solution for the two-dimensional fast Fourier transform (FFT) array directly corresponding to the FFT flow graph. Two approaches are presented, one based on interstage reconfiguration and the other on intrastage reconfiguration, both allowing for survival to multiple faults with limited increase of network complexity and very small hard-core sections. With both approaches, the processing speed in the presence of faults is halved with respect to the nominal speed. Reliability and survival ratios to multiple faults are evaluated for the two cases, taking into account the area increments necessary for fault tolerance

Published in:

Communications, 1990. ICC '90, Including Supercomm Technical Sessions. SUPERCOMM/ICC '90. Conference Record., IEEE International Conference on

Date of Conference:

16-19 Apr 1990