By Topic

Dynamic time warping algorithms for SIMD machines and VLSI processor arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yoder, M. ; Purdue University, West Lafayette, Indiana ; Siegel, L.J.

Synchronous, highly parallel algorithms to perform dynamic time warping are presented. Algorithms are developed for two classes of parallel systems: SIMD (single instruction stream-multiple data stream) machines and arrays of VLSI processors. The machine capabilities required for the SIMD and VLSI array approaches are compared, and algorithm complexities are given.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '82.  (Volume:7 )

Date of Conference:

May 1982