By Topic

A 100 Mbit/s Viterbi decoder chip: novel architecture and its realization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fettweis, G. ; Aachen Univ. of Technol., West Germany ; Meyr, H.

Installing new high-speed digital microwave and satellite communication links often leads to the need for fast Viterbi decoders (VDs). However, the main unit of a VD contains a nonlinear data-dependent feedback loop that limits the maximum achievable throughput rate. A conventional realization of this loop leads to the problem that good decoder performance requires a large wordlength, whereas a high data rate requires a small wordlength. The authors present an architecture which eliminates this trade-off by bit-level parallel processing. The architecture was used in the design of a fabricated 115 Mb/s VD chip for an 8-PSK (phase-shift keying) trellis code. This represents the fastest single-chip VD built to date. The less complex design (<9000 gates) shows that the proposed architecture allows the single-chip realization of high-speed VDs with large wordlength and a larger number of states. It is shown that this architecture can also be applied to other related problems

Published in:

Communications, 1990. ICC '90, Including Supercomm Technical Sessions. SUPERCOMM/ICC '90. Conference Record., IEEE International Conference on

Date of Conference:

16-19 Apr 1990