Skip to Main Content
Good digital filter realizations for hardware implementation in narrowband filtering applications should have low roundoff noise, low coefficient sensitivity, and freedom from overflow oscillations. The hardware implementations presented here incorporate the above properties into a highly modular structure which can perform computations in pipeline fashion. That is, after an initial delay an output sample is obtained for each input sample. The realization and implementations discussed here contain more multipliers than direct form realizations. However, by using shorter word lengths because of their increased performance and distributed arithmetic implementations (instead of multiplier structures) these implementations can have less total hardware complexity.