By Topic

Attributes of parallel and cascade microprocessor implementations of digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mintzer, F. ; IBM Thomas J. Watson Research Center, Yorktown Heights, New York

Microprocessors have achieved great popularity because they are inexpensive, convenient, and flexible. A microprocessor with an architecture chosen to efficiently perform digital signal processing algorithms would retain these advantages when used to implement digital signal processing. One such architecture is the Research Signal Processor (RSP) which was designed by Abraham Peled and constructed at the IBM Thomas J. Watson Research Center. In order for the RSP to be cost effective, however, it must be capable of implementing a wide range of problems so that the cost of developing an LSI version can be borne by many applications. The potential applications, however, vary greatly in size. A microprocessor capable of implementing the largest of these applications would be expensive and underutilized for many others. The approach we have chosen is to implement modestly sized applications with a single RSP, and to distribute larger applications over several RSPs. In the hope of keeping the cost of this distribution small, two simple structures, the parallel and cascade clusters were first investigated. This paper presents the attributes of these structures when used to implement the FFT, FIR filters and IIR filters. The types of data transfers required to implement these algorithms are also found, and the I/O capabilities of the RSP chosen to perform these transfers are presented.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '80.  (Volume:5 )

Date of Conference:

Apr 1980