By Topic

The ASPEN parallel computer, speech recognition and parallel dynamic programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gorin, A.L. ; AT&T Bell Laboratories, Murray Hill, New Jersey ; Shively, R.R.

The investigation of parallel computer architectures and parallel algorithms for speech recognition is important. Large vocabulary speech recognition is a computationally intensive problem, which can require orders of magnitude acceleration over a single processor to achieve real-time performance. Also, there is still much algorithm development work to be done, which requires a programmable computer rather than a fixed hardware implementation. This paper describes progress on the ASPEN parallel computer, that is applicable to signal understanding problems in general and large-vocabulary speech recognition in particular. The following will be described in this paper: the hardware architecture; the software architecture; classes of pattern recognition algorithms that are well-suited to the architecture; examples from speech recognition.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '87.  (Volume:12 )

Date of Conference:

Apr 1987