By Topic

Vector quantizer architectures for speech and image coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abut, H. ; SDSU, San Diego, CA ; Tao, B. ; Smith, J.

We present a number of architectures for vector quantization (VQ) of speech and images using VLSI and VHSIC technologies. A Dual Distortion Processor Module (DPM) has been designed to compute the error vectors at a rate of 10 million vector operations per second in a systolic configuration. An array processor controller (APC) administers the system and determines the nearest neighbor matching codeword in either a full-search or a tree-search manner. A real-time system was built and tested in 0.5 bit per pixel (bpp) image coding application. We also present an architecture using VHSIC technology based on fuzzy associative memory (FAM) chips. In this case, the system has been configured in a VME bus environment and the overall number crunching task is handled by VHSIC chips.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '87.  (Volume:12 )

Date of Conference:

Apr 1987