By Topic

Design of an efficient dynamic time warping LSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Y. Suzuki ; NTT Electrical Communications Laboratories, Kanagawa, Japan

An LSI design for use in speech recognition system is described. The Staggered Array Dynamic Programming (SADP) method[1] has been adopted as a high-speed Dynamic Time Warping (DTW) technique. A new LSI architecture has been designed for SADP. The main features of this architecture are look-up tables for address calculation and parallel processing structure for SADP calculation. The SADP-LSI is designed using a commercially available gate-array. Memories and some control logic components are attached externally. Under microprocessor control, this LSI can perform matching with about 100 reference patterns. It can also be applied to connected word recognition systems.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '86.  (Volume:11 )

Date of Conference:

Apr 1986