By Topic

High resolution digital filter chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Aliphas, A. ; Kurzweil Applied Intelligence, Waltham, MA ; Ganong, W., III ; Stonestrom, P. ; Perkins, D.

A general purpose, programmable digital filter chip consisting of eight second order (2 poles & 2 zeros) sections was implemented in 4µNMOS technology. This device uses 24 bit coefficients and data and 48 bits of internal accumulation. These features make this device better than existing 16 bit DSP chips in applications where quantization noise and digital filter stability are of critical importance. A bit serial architecture plus internal multiplexing integrates these eight second order sections in one 24 pin package. This component, named the KSC2408, can be configured (programmed) to be used in different modes and architectures. It is especially suited for digital filterbanks, since it has on-chip and across-chip multiplexing and output control signals. The KSC2408 also features on-chip rectification and output decimation.

Published in:

Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '85.  (Volume:10 )

Date of Conference:

Apr 1985