By Topic

A high speed protocol processor to boost gateway performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The authors propose a high-speed protocol processor for gateways based on the following concept: normal data transfer is executed by special-purpose hardware and a general-purpose microprocessor handles abnormal data transfer and connection control. To analyze the quantitative effect of this proposal, a high-speed protocol processor which can execute OSI (open systems interconnection) layers two to four was manufactured, and its performance was measured. The protocol processing time for normal data transfer in the experimental system is 1/12 that of the conventional system on the transmission side and 1/7 that of the conventional system on the reception side. This result shows that application of the high-speed protocol processor in protocol-converting gateways is effective for improving performance

Published in:

Global Telecommunications Conference, 1990, and Exhibition. 'Communications: Connecting the Future', GLOBECOM '90., IEEE

Date of Conference:

2-5 Dec 1990