By Topic

Delay-insensitive logic in software-defined radio applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chester, D.B. ; Extensil Inc., Sunnyvale, CA, USA ; McCardle, J.

This article describes how one of the fundamental hardware stumbling blocks to fully achieving software-defined radio, high speed, and wide dynamic range data conversion can be overcome with the selective application of a class of asynchronous logic referred to as delay-insensitive logic. Certain characteristics of delay-insensitive logic can be exploited using unique architectures to reduce digital switching noise and whiten the noise signature. The result is enhanced mixed mode performance in highly integrated systems. The performance enhancement of an interpolating digital-to-analog converter is presented as a specific example. Because the concept of delay-insensitive logic is not familiar to most engineers, a brief introduction to the general concept is given.

Published in:

Communications Magazine, IEEE  (Volume:41 ,  Issue: 1 )