By Topic

A table reduction technique for logarithmically architected digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Frey, M. ; Massachusetts Institute of Technology, Cambridge, MA ; Taylor, F.J.

The logarithmic number system (LNS) has been shown to offer high speed and precision metrics. Unfortunately, in practice, its precision is limited by the addressing space of high-speed semiconductor memory. An algorithm is presented which significantly reduces this memory requirement. As a result, both high speeds and precision can be obtained using the existing ECL, HMOS, or bipolar hardware.

Published in:

Acoustics, Speech and Signal Processing, IEEE Transactions on  (Volume:33 ,  Issue: 3 )