By Topic

Implementation of a parallel Jacobi algorithm on multiple DSP96002 digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sohie, G. ; General Electric Co., Schenectady, NY, USA

A multiprocessor architecture is presented using a number of Motorola DSP96002 digital signal processors in parallel with no required glue logic. It is shown how this configuration can be used efficiently to implement a parallel Jacobi algorithm. Processor overhead is practically negligible because of the DSP96002 dual bus structure, its independent DMA channels, and its host interfaces. The example discussed (eigenvalues decomposition) is only one of many applications that can benefit from the architecture. It is shown how the multiprocessing features of the DSP96002 can naturally lead to relatively inexpensive implementations of high-speed number crunchers, offering literally hundreds or even thousands of megaFLOPS in one low-power, compact system

Published in:

Acoustics, Speech, and Signal Processing, 1990. ICASSP-90., 1990 International Conference on

Date of Conference:

3-6 Apr 1990