By Topic

Rapid design space exploration of DSP applications using programmable SoC devices-a case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

In this paper, we present results of our experiments in implementation of a widely used DSP primitive on a programmable SoC (system-on-a-chip) device. The DSP primitive is a 16-bit digital FIR filter which we implemented on the Triscend E5 CSoC® family. Experimental results show that by properly breaking the DSP task into hardware and software parts, one can achieve higher throughput compared to DSP processor implementations, while having more flexibility and less time-to-design compared to full-hardware realizations. The programmable SoC device facilitates rapid design-space exploration, which we employed to optimize our mixed hardware-software architecture. We compared our filter throughput to TI's announced figures of performance for its 16-bit family, and outperformed it by over 8%, although our processor (8032 compatible) was an 8-bit processor more suitable for control rather than DSP applications.

Published in:

ASIC/SOC Conference, 2002. 15th Annual IEEE International

Date of Conference:

25-28 Sept. 2002