By Topic

Fast system-level design space exploration for low power configurable multimedia systems-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Polloni, F. ; Accent Design Technol. Services, Vimercate, Italy ; Mazzoni, L. ; Di Matteo, S.

In this paper, we present a methodology to perform a very fast system-level design space exploration of parameterized multimedia architectures. The methodology is applied to a functional model of a wireless multimedia platform developed by Accent. Our approach guarantees the correctness of the dataflow and finds pareto-optimal solutions by considering area, performances and power consumption. The implementation of an earliest deadline first-like arbitration policy achieves a very efficient scheduling of bus requests, whereas the architecture can be re-configured in terms of run-time in order to optimize power consumption dynamically. The results of applying this design methodology to an industrial project are presented.

Published in:

ASIC/SOC Conference, 2002. 15th Annual IEEE International

Date of Conference:

25-28 Sept. 2002