Skip to Main Content
A method affording computerized checking of IC layouts and comparisons with electrical design before commitment to mask making, will be described. Advantages include reduction of development delays and resultant costs.
Solid-State Circuits Conference. Digest of Technical Papers. 1975 IEEE International (Volume:XVIII )
Date of Conference: Feb 1975