Skip to Main Content
A graph-theoretical method, with wiring and placement problems considered simultaneously, will be discussed. The approach has resulted in the development of a computer program affording automatic layout design of single-layer IC chips on smallest possible areas.
Solid-State Circuits Conference. Digest of Technical Papers. 1970 IEEE International (Volume:XIII )
Date of Conference: 18-20 Feb. 1970