By Topic

27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

The following topics are dealt with: HDL validation and intermediate format; probabilistic techniques in placement; binary decision diagrams; scheduling, mapping, and allocation techniques; timing-driven layout and verification; data management and version control; data path optimization algorithms; floorplanning; formal methods in design verification; logic synthesis and testability; layout synthesis of MOS digital cells; software engineering in design automation; Boolean methods; timing and routing optimization; layout compactors; circuit simulation; scheduling algorithms for high-level synthesis; logic simulation acceleration; data path synthesis; behavioral synthesis; performance-constrained routing; functional models for testing; decomposition and partitioning in logic synthesis; combinational test generation; and channel-oriented multilayer routing

Published in:

Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE

Date of Conference:

24-28 June 1990