By Topic

An ISDN Network D -Channel VLSI Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kun, R. ; Bell Northern Research, Ottowa, Ont., Canada

D channel processing in an ISDN exchange termination is very expensive using commercially available serial communications devices. This is because semiconductor manufacturers understand ISDN from the perspective of a terminal which is different from that of a network: the former sees one D channel, whereas the latter must deal with many. Consequently, commercially available devices are designed to support a small number of channels, whereas exchange terminations must cost-effectively support a large number of channels. This paper describes an innovative VLSI architecture that uses multiplexing to allow many channels to share serial communications circuitry as well as external message buffering. This capability will greatly reduce the hardware cost and complexity of D channel processing in ISDN exchange terminations.

Published in:

Selected Areas in Communications, IEEE Journal on  (Volume:4 ,  Issue: 8 )