By Topic

The Generation and Use of Bit Error Rate Surface Plots

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. Harris ; ESA, Keplerlaan, Noordwijk, The Netherlands ; P. Kristiansen

Pseudo-3D plots of BER as a function of carrier phase and sampling time provide a useful aid to understanding the properties of modulation schemes with coherent demodulation. This paper describes the production of such plots. Techniques used to reduce the computing effort and a potential problem and its solution are discussed. Example BER surface plots are presented and discussed in comparison with more conventional representations of the same information.

Published in:

IEEE Journal on Selected Areas in Communications  (Volume:2 ,  Issue: 1 )