Referenced Items are not available for this document.
It is shown that the detectability of stuck-open faults in CMOS sequential circuits with scan paths containing ordinary shift register latches depends on the state assignment used. A method by which any state table can be realized by a circuit that is scan testable for stuck-open faults is presented. Tests can be applied to these circuits by shifting in only one vector per test, reducing the test application time. The proposed method is applied to five state tables from the MCNC Logic Synthesis and Optimization Benchmarks. It is found that the overhead of the method is in the range of 14% to 29%
Published in:
Test Conference, 1990. Proceedings., International
Date of Conference: 10-14 Sep 1990
- Page(s):
- 369 - 376
- Meeting Date :
- 10 Sep 1990-14 Sep 1990
- Print ISBN:
- 0-8186-9064-X
- INSPEC Accession Number:
- 3985668
- Conference Location :
- Washington, DC
- Digital Object Identifier :
- 10.1109/TEST.1990.114044
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
