By Topic

A high performance processor switch based architecture for fault tolerant computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hsiaw, H.C. ; Unisys Corp., San Jose, CA, USA ; Chih, S.

A novel fault tolerant switch concept in the context of fault tolerant network architecture is discussed. This intelligent switch provides a non-blocking transmission path for all of its resources of the network architecture such as processor buses, disk subsystems, and its peripherals. In addition, it incorporates concurrent error detection, time-out mechanisms and a sophisticated error detecting protocol between the switch matrix and the resource management units to detect the hardware errors. Upon detection of the error, several recovery techniques are provided to ensure continuous operation of the system. Additional features of the network architecture for supporting high performance applications include concurrent channel access and priority channel service. The studies show that the fully connected network which supports both graceful degradation and standby sparing techniques exhibits excellent reliability performance and throughput

Published in:

Computers and Communications, 1991. Conference Proceedings., Tenth Annual International Phoenix Conference on

Date of Conference:

27-30 Mar 1991