By Topic

A low-cost FPGA implementation of the Advanced Encryption Standard algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zigiotto, A.C. ; Divisao de Engenharia Eletronica, Inst. Tecnologico de Aeronaut., Sao Jose de Campos, Brazil ; d'Amore, R.

This work presents an architecture for a hardware implementation of the Rijndael block cipher with 128-bit key. Rijndael block cipher was recently adopted by the United States government as the new Advanced Encryption Standard (AES). The proposed architecture was designed for low-cost, mid-density FPGA.

Published in:

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on

Date of Conference: