By Topic

Architectural synthesis of finite impulse response digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mehler, R.W. ; Texas Univ., Dallas, TX, USA ; Dian Zhou

A system for developing digital fillers at a higher level of abstraction than any currently in use is presented. Based on the principle that architectural tradeoffs can be quantified and thus automated, the synthesizer can determine the architecture that best suits the application, allowing unprecedented productivity by engineers while producing high quality circuits. Comparisons are made between filters generated with architectural synthesis and those hand coded and synthesized with the Synopsys module compiler and others made using common platforms.

Published in:

Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on

Date of Conference:

2002