Cart (Loading....) | Create Account
Close category search window
 

Multilayer Printed Circuit Interconnection Techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Levy, A. ; Productin Enigneering, Defense Electronic Prod., R. C. A.

Proponents of the various miniaturization techniques claim advantages of: reduced size, weight and cost, and increased reliability. Reduction in size and weight are obvious consequences of the technique. Reduced cost and improved reliability are still to be proven. Shrinking electronic assemblies and sub-assemblies bring about interconnection problems to the packaging engineer. Interconnecting devices are not only a factor in weight and size, but are a weak link in the reliability chain of the complete electronic system. These matters are considered in this report with especial attention to multilayer printed circuit boards.

Published in:

Product Engineering and Production, IEEE Transactions on  (Volume:8 ,  Issue: 1 )

Date of Publication:

Apr 1964

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.