By Topic

Fatigue Life of Leadless Chip Carrier Solder Joints During Power Cycling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Engelmaier, W. ; Bell Laboratories, Whippany, NJ, USA

An ana1ytica1 method is described which provides estimates to first order of the number of either power or envirnnmenta1 cyc1es 1eading to so1der joint fai1ure. Vari0us parameter variations such as so1der joint height, ceramic chip carrier (CCC) size, printed c1rcuit substrate (PCS) materia1, etc. are investigated and discussed and samp1e estimates for a 0.65 x 0.65-in CCC are given.

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:6 ,  Issue: 3 )