By Topic

Multilayer Substrates with Thin Film Fine Lines Generated by the Ground Layer Oxidation (GLO) Process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dohya, A. ; NEC Corp, Tokyo, Japan ; Watari, T. ; Tamura, T. ; Murano, H.

A new thin film fine line conductor preparation technology, the ground layer oxidation (GLO) process, which permits the mass production of 20-µm wide Ti-Pd-Au conductor lines is discussed. A combination of these fine lines and thick film dielectrics in multilayer substrates (MLS's) makes high interconnectiou densities for VLSI chips on muitichip packages (MCP's) possible. First, the design, manufacturing process, and inherent limitations of the gold selective plating process (GSP) for fine line generation are presented. The main limitation of the GSP process, the overetching of the Ti and Pd, is discussed and illustrated by experimental data. Next, the requirements for advanced VLSI packaging with multichip multilayer substrates are discussed. To meet the VLSI packaging need for thin film fine lines with widths too small to be realized by the GSP process, the ground layer oxidation process was conceived. The GLO process sequence is presented and experimental results are discussed. Finally, reliability data obtained with fine line conductors generated by the GLO process are shown.

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:6 ,  Issue: 2 )