By Topic

Low Cost Chip Carriers for the 1980's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Louis, J. ; Silicon Packaging Development, Canada ; Thumm, M. ; Ribot, P. ; Gale, G.

Most industry people are projecting an accelerated market penetration in the 1980's for the various forms of chip carriers as laid out by the Joint Electron Device Engineering Council (JEDEC) JCII-3 committee. Many papers have been written promoting its advantages over the old reliable dual in-line package (DIP)-advantages like size, weight, thermal, electrical, and reliability. A novel approach for low cost leaded chip carriers, centered within the JEDEC standards, in both hermetic and plastic versions is outlined. By careful utilization of precious metals, hardware commonality, and process simplification, savings of up to 50 percent can be achieved over present-day chip carrier costs. After a review of chip carrier parameters, both necessary and desirable, an outline of Bell Northern Research's (BNR's) solution highlighting hardware design, flow charts, test results, and comparative material costs curves is pre- sented.

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:4 ,  Issue: 2 )