By Topic

Problems Associated with Quality control Sampling in Modern IC Manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Pesotchinsky, L. ; San Jose State University and Vitaphore Consulting Group,CA

Existing sampling plans are not very efficient in situations when a fraction of defective items is on the order of 0.0001. They usually command a 100-percent inspection, but it still does not provide for 100percent quality since in semiconductor manufacturing the inspection is never totally reliable and can easily introduce an error of almost the same order as the fraction of defectives. Skip-lot strategies can rarely be used because most of the customers frequently require inspection of every shipped lot. An inspection policy is suggested which combines the ideas of various sampling strategies and provides a guarantee against undesirable levels of average outgoing quality as well as protection against poor quality on a lot-to-lot basis. The method is based on observing the number of good items between defective ones and shifting to a 100percent inspection when certain conditions are not met.

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:10 ,  Issue: 1 )