By Topic

Power Optimization of GaAs Implanted FET's Based on Large-Signal Modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Large-signal models for ion-implanted, MMIC-compatible GaAs FET's are reported using different techniques. There are (i) S-parmneter meawrements, (ii) low-frequency capacitances combined with dc Z-V characteristics, and (iii) physical data. The results obtained with each model are compared to high-frequency power measurements, and the relative merits of each technique are discussed. The models permit investigation of the influence of frequency, implantation energy, doping density, drain bias, recess depth and gate length on the small- and Iarge-signal FET parameter and saturation mechanisms. FET's fabricated with these data give optimum gain and power characteristics at the desired frequency of operation.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:35 ,  Issue: 2 )