System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Binary Peak Power Multiplier and its Application to Linear Accelerator Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

This paper describes a new method of pulse compression, the binary power multiplier (BPM), a device which multiplies RF power in binary steps. It comprises one or more stages, each of which doubles the input power and halves the input pulse length. Practical designs are described and expressions for their compression efficiency are derived. The usefulness of pulse compression for accelerator design is illustrated and compared with the pulse compression system currently in use at the Stanford Linear Accelerator Center.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:34 ,  Issue: 10 )