By Topic

Analysis of High-Speed GaAs Source-Coupled FET Logic Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

A source-coupled FET logic (SCFL) circuit is proposed for gigabit rate digital signaf processing. FET threshold voltage tolerance in the SCFL circuit and the SCFL circnit performance are presented. The speed of the SCFL gate depends on the operating region of the FET. For high-speed operation, FET's drain-to-source voltage fdgher than a pinchoff voltage has to be suppfied. The SCFL gate, which is composed of 1.5-pm gate-length FET's, showsthat the minimum propagation time is predicted to be 25 ps/gate. Mhimum rise time and fall time are expected to be S4 ps and 51 ps, respectively. Maximum RZ data rate is expected to be 5.6 Gb/s. The SCFL circnit is applicablefor high-speed dlgitaf sigmd processing.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:32 ,  Issue: 1 )