Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Performance-oriented decomposition of sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lam, K. ; Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA ; Devadas, S.

A synthesis procedure which partitions a given finite state machine (FSM) into an interconnection of submachines in order to improve the timing performance of the circuit is presented. A decomposition via factorization which decomposes a given machine of any size by extracting and merging groups of states having similar I/O transition edges and representing them in separate submachines is discussed. These submachines are interconnected in a parallel, but interactive, fashion to realize the original terminal behavior. Timing improvements are achieved by optimally identifying and sharing common logic blocks in the eventual realization of a given FSM. The complete procedure operates solely at the state transition graph level, thus constituting a high-level, or global timing optimization step in the synthesis of FSMs. Results which illustrate the efficacy of this procedure are presented. Based on a set of benchmark examples, the factorization procedure, on the average, decreases the critical-path delays of the original FSMs by 26% while keeping the area increase in the decomposed FSMs within 33% under both two-level and multilevel logic implementations

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990