Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

Analog VLSI implementation of neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vittoz, E.A. ; Swiss Center for Electron. & Microtechnol., Neuchatel, Switzerland

The potentialities of CMOS analog VLSI for the implementation of neural systems are demonstrated. It is shown how the various modes of operation of the transistor can be exploited to build very efficient neurons on a very small area with very low power consumption. The connectivity problem can be alleviated by selecting appropriate architectures. Various methods for implementing analog synaptic memories are discussed, and examples of working chips are given

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990