By Topic

VLSI implementation of wave digital filters using systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Summerfield ; Dept. of Eng., Warwick Univ., Coventry, UK ; S. Lawson

The authors previously investigated (in Systolic Array Processors, Prentice-Hall, 1989) the application of bit-level systolic arrays to the implementation of wave digital filters developed from cascades of unit elements. The method employed makes use of the characteristic short coefficient word-length property of wave digital filters. Here, they extend it to the case of the lattice wave digital filter (LTWDF). A practical filter design example is considered where a specification is met with 6-b coefficients, and a hardware model is developed for its implementation. Using transistor counts for area estimates, a VLSI floorplan is constructed and probable performance parameters are obtained. The authors find that the techniques are likely to yield area efficient devices capable of performing useful filtering operations at video signal frequencies

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990