By Topic

An improved least squares solution technique for multi-processor architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Dhar, K.K. ; Inst. for Commun. Technol., Swiss Federal Res. Inst., Zurich, Switzerland

An approach is suggested to map the solution of the least-square (LS) problem, using Gram-Schmidt (GS) orthogonalization, on a distributed memory parallel processing (DMPP) architecture. Using algorithmic partitioning, the resulting lower-order problems are mapped concurrently on the architecture concerned so that the computational loads are more evenly balanced than when the conventional method is applied. This results in much higher multiprocessor efficiencies. Specific implementation advantages are seen to exist for the partitioning factors which are a power of 2. DMPP architectures are very useful for future implementation of high speed digital processing (DSP) applications because of the excellent potential they offer for being able to be implemented in the form of VLSIs. The solution of the problem concerned on the ring and torus topologies is discussed

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990