By Topic

Double sampling in switched-capacitor delta-sigma A/D converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. J. Hurst ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Davis, CA, USA ; W. J. McIntyre

The achievable signal-to-noise ratio is switched-capacitor delta-sigma modulation analog-to-digital converters is set by the oversampling clock frequency divided by twice the signal bandwidth. The use of double sampling in the switched-capacitor integrators to achieve a factor of two increase in the oversampling factor without reducing the settling time of the operational amplifier is proposed. Detailed simulations have shown that for sufficiently small capacitor mismatch, the double-sampling schemes provide a significant increase in SNR. The larger the desired SNR, the more sensitive the circuit is to capacitor mismatch. It is concluded that the random gain implementation is preferred over the alternating gain scheme, because the former spectrally spreads the effect of the capacitor mismatch

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990