By Topic

Performance-driven evaluation of bipolar analog layouts

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
R. S. Gyurcsik ; Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA ; S. T. Cochran ; D. W. Thomas

An approach is described for evaluating the effect of an analog bipolar circuit's layout on its performance. The approach uses a combination of sensitivity analysis to determine the sensitivity of circuit performance on parametric component variations and parasitic elements. Rules of thumb are then used to detect whether the layout attempts to minimize these sensitivities. The approach has been implemented in a tool which has been integrated into the Berkeley OCT/VEM environment and tested using examples from industry

Published in:

Circuits and Systems, 1990., IEEE International Symposium on

Date of Conference:

1-3 May 1990