By Topic

The design of a new wideband and low-power CMOS active polyphase filter for low-IF receiver applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chung-Yun Chou ; Inst. of Electron., Nat. Chiao-Tung Univ., Hsin-Chu, Taiwan ; Chung-Yu Wu

This work presents a new technique to implement an active polyphase filter. In this design, the currents mirrored from capacitors and transistors realize the high-pass and low-pass signals, respectively. The multi-stage structure, which is commonly used in RC networks, expands the frequency bandwidth. Furthermore, a constant-gm bias circuit is used to decrease the sensitivities of gain and bandwidth to temperature and process variations. HSPICE is simulated to confirm the performances. The voltage gain is 8.1 dB and THD is -48 dB when a 20 MHz, 100 mV quadrature signal is applied. The image-rejection ratio exceeds 60 dB over the frequency range of 15.4 MHz ∼ 44.6 MHz. The polyphase filter is implemented with 0.18 μm CMOS technology and the power dissipation is 6.85 mW with a 1.8 V power supply. Simulations of various corners and temperatures show that the variations in gain and frequency are effectively controlled.

Published in:

Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on  (Volume:1 )

Date of Conference:

2002