Cart (Loading....) | Create Account
Close category search window
 

The fault tolerant parallel processor operating system concepts and performance measurement overview

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Babikyan, C.A. ; Charles Stark Draper Lab. Inc., Cambridge, MA, USA

It is pointed out that mission critical applications of the future will require a computing system capable of high throughput as well as very high reliability. The fault tolerant parallel processor (FTPP), a system designed specifically to satisfy these goals, is described. The FTPP architecture consists of interconnection network/redundancy management hardware and standard commercial processors. The architecture provides flexibility in the appropriate balance of throughput and reliability for a given application. Furthermore, to maintain a system of high reliability the FTPP expeditiously identifies faulty components and performs some remedial operations. These redundancy management functions are performed by the operating system to relive the application from the knowledge of the underlying fault tolerance. How the operating system achieves redundancy management in conjunction with the fault tolerant hardware is described. Performance data to characterize system behavior are presented. Performance measurements indicate that the cost of fault tolerance does not significantly penalize forming redundancy management functions requires a mere .93 ms/frame more than a simplex processor performing no redundancy management

Published in:

Digital Avionics Systems Conference, 1990. Proceedings., IEEE/AIAA/NASA 9th

Date of Conference:

15-18 Oct 1990

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.