By Topic

1.25 GHz 26-bit pipelined digital accumulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chow, J. ; GigaBit Logic Inc., Newbury Park, CA, USA ; Lee, F.F. ; Lau, P.M. ; Ekroot, C.G.
more authors

The authors described the design and implementation of a 1.25-GHz 26-bit pipelined accumulator. The chip was implemented using capacitor diode-coupled FET logic (CDFL), employing the planar GaAs depletion mode process. Performance equivalent to that of a fully custom design was achieved with a standard cell design approach. Fully functional chips have been fabricated and operated at 1.25 GHz with 2.6 W total power dissipation. The accumulator chip is 4.6 mm*3.9 mm and contains approximately 2000 equivalent logic gates. It is concluded that this device is suited for use in direct digital synthesis (DDS) and signal-processing applications. In particular, the results obtained demonstrate that DDS systems of up to 500-MHz bandwidths are possible.<>

Published in:

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1988. Technical Digest 1988., 10th Annual IEEE

Date of Conference:

6-9 Nov. 1988