By Topic

A GaAs MESFET 16*16 crosspoint switch at 1700 Mbits/sec

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Anderson, C.J. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; Magerlein, J.H. ; Scott, G.J. ; Bermon, S.
more authors

A GaAs MESFET 16x16 crosspoint switch has been fabricated on a 3-mm x 4-mm chip using a 1-μm super buffer logic (SBL) design containing approximately 10000 FETs and operating at 800 mW of power. A 99% confidence bit error rate (BER) better than 1*10/sup -3/ was obtained at 1.7 Gb/s rate using a 2/sup 7/ -1 pseudorandom NRZ (nonreturn-to-zero) sequence. The BER test was done on one path using a probe card. The chip has 255 out of 256 good crosspoints. The bad crosspoint was a repeating error from a mask defect. An advanced refractory-gate MESFET process was used to fabricate the chip. A lightly doped drain structure was used to reduce parasitic gate capacitance while maintaining acceptable source resistance, to reduce short-channel effects, to increase breakdown voltage compared to devices where the heavy source/drain implant is directly self-aligned to the gate edge.<>

Published in:

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1988. Technical Digest 1988., 10th Annual IEEE

Date of Conference:

6-9 Nov. 1988