By Topic

Hardware realization of Krawtchouk transform using VHDL modeling and FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Botros, N.M. ; Dept. of Electr. Eng., Southern Illinois Univ., Carbondale, IL, USA ; Jian Yang ; Feinsilver, P. ; Schott, R.

In this paper, the authors present a hardware realization of a simplified Krawtchouk transform. The transform is realized on a Xilinx field-programmable gate arrays chip. The hardware is stand-alone and operates on a real-time basis. Very high speed integrated circuit hardware descriptive language structural, behavioral, and data flow modeling are implemented to describe, simulate, and realize the transform. The hardware consists mainly of an 8 × 8-2's-complement multiplier, a 16-b accumulator, a 16 × 16-b RAM, a 64 × 8-b ROM, and a microprogram-based control unit. A brief analysis of the transform and a contrast between its hardware and that of Fourier transform are presented. The hardware is tested by inputting an eight-point data vector to the input pins of the chip. The results of the transform are read from the output pins of the chip. The results are compared with those obtained from a software program executing the same transform for the same input data vector as the hardware. It is found that results from the hardware match those of the software.

Published in:

Industrial Electronics, IEEE Transactions on  (Volume:49 ,  Issue: 6 )