By Topic

An F8 Microprocessor-Based Breadboard for the Simulation of Communication Links Using Rate 1/2 Convolutional Codes and Viterbi Decoding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Conan, J. ; Ecole Polytechnique de Montréal, Canada

This paper presents an F8 microprocessor-based breadboard for the simulation of communication links using rate ½ binary convolutional codes in connection with Viterbi decoding, and which can be of value in the collection and analysis of statistical data relevant to such systems. The main purpose in the implementation of such a scheme has been to alleviate the high cost of running such simulations on macro or mini digital computers. Another advantage resides in the fact that the low cost of implementation of the final system makes it attractive as a teaching and training tool for young engineers in this important new field of communication theory. Moreover, with slight modifications, the system can be extended in a straightforward manner to handle a more general class of convolutional codes than the rate ½ codes, as well as transmission channels with more complex error statistics than the simple and rather academic binary symmetrical channel.

Published in:

Communications, IEEE Transactions on  (Volume:31 ,  Issue: 2 )