By Topic

Comments on `Using cache mechanisms to exploit nonrefreshing DRAM's for on-chip memories'

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Cortadella ; Dept. of Comput. Archit. Politech. Univ. of Catalonia, Barcelona, Spain ; T. Jove

For the original article see ibid., vol.26, no.4, pp.657-61 (Apr. 1991). In the above-titled paper by D.D. Lee and R.H. Katz, a method for eliminating the need for refreshing for DRAM on-chip caches is presented as a new approach. It is pointed out that the commenters in fact introduced this method in a previous paper (Comput. Arch. News, vol.16, no.4, pp. 45-50, Sept. 1988)

Published in:

IEEE Journal of Solid-State Circuits  (Volume:27 ,  Issue: 1 )