By Topic

Key Aspects in the Development of a 48-Channel Duobinary PCM Repeater

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cheung, H.W. ; GTE Lenkurt Inc., San Carlos, CA ; Stalick, V. ; Thomas, J.A.

This paper describes the background and the actual circuit designs in the development of the 48-channel modified duobinary PCM line repeater. The reasons for the choice of the modified duobinary coding technique are explained. The equalization requirement of the signal in terms of the channel roll-off factor is obtained by considering the crosstalk penalty, intersymbol interference, and ease of hardware implementation. The hardware implementations of the various repeater sections-equalization, clock recovery, and data regeneration-are outlined. The main considerations in circuit design are circuit size, power consumption, and tolerance to parameter variations. These considerations are of prime importance for the modified duobinary system to retrofit the existing T1 system. Such requirements resulted in the extensive use of integrated circuits and thick-film hybrids and also in the development of a new clock recovery method for a correlative pulse sequence called the "slicer method."

Published in:

Communications, IEEE Transactions on  (Volume:27 ,  Issue: 2 )