Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Statistical Analyses of Digital Phase-Locked Loops with Time Delay

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Koizumi, T. ; Dept. of Electronics,Fukui Univ.,Japan ; Miyakawa, H.

In this correspondence, first it is pointed out that introducing time delay of one sampling interval in digital phase-locked loop considerably eases restriction on operating times of digital circuits in the loop. Then statistical analyses are performed for first- and secondorder loops with time delay of one sampling interval in order to see the effect of the time delay on their performances. Approximate analytic expressions are obtained for the steady-state phase error probability density and phase error variance, and their validity is confirmed by numerical analysis. Increase in the phase error variance due to the introduction of the time delay is found to be of tolerable order for sufficiently high input SNR, and thus the delayed sampling scheme proposed here is considered to be effective in easing the restriction on the operating times of the digital circuits in the loop.

Published in:

Communications, IEEE Transactions on  (Volume:25 ,  Issue: 7 )